|
..
|
|
dsp18_map.v
|
|
k4_frac_N8_tileable_adder_chain_dpram1K_dsp18_fracff_40nm_cell_sim.v
|
|
k4_frac_N8_tileable_adder_chain_dpram1K_dsp18_fracff_40nm_dff_map.v
|
|
k4_frac_N8_tileable_reset_softadder_register_scan_chain_dsp8_nonLR_caravel_io_skywater130nm_cell_sim.v
|
|
k4_frac_N8_tileable_reset_softadder_register_scan_chain_dsp8_nonLR_caravel_io_skywater130nm_dsp_map.v
|
|
k4_frac_N8_tileable_reset_softadder_register_scan_chain_frac_dsp16_nonLR_caravel_io_skywater130nm_cell_sim.v
|
|
k4_frac_N8_tileable_reset_softadder_register_scan_chain_frac_dsp16_nonLR_caravel_io_skywater130nm_dsp_map.v
|
|
k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram.txt
|
|
k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram_map.v
|
|
k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_cell_sim.v
|
|
k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_dsp_map.v
|
|
k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm_cell_sim.v
|
|
k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm_dff_map.v
|
|
k6_frac_N10_tileable_adder_chain_mem1K_40nm_bram.txt
|
|
k6_frac_N10_tileable_adder_chain_mem1K_40nm_bram_map.v
|
|
k6_frac_N10_tileable_adder_chain_mem1K_40nm_cell_sim.v
|
|
openfpga_adders_sim.v
|
|
openfpga_arith_map.v
|
|
openfpga_brams.txt
|
|
openfpga_brams_map.v
|
|
openfpga_brams_sim.v
|
|
openfpga_dff_map.v
|
|
openfpga_dff_sim.v
|