Toggle navigation
JUPYTER
FAQ
View on GitHub
Execute on Binder
docker
branch
GF12LPP_tapeout
add_testcases
adder_test
arch_exploration
binder
block_name
bram_changes
clk_bufmap
compilation_fixes
default_net_type
demo_docs
dependabot/submodules/vtr-verilog-to-routing-e71ef45
dff_techmap
docker
documentation
explicit_verilog
flow_dev
fpga_spice
ganesh_dev
gg_ci_cd_dev
gg_ci
gg_cleanup
gg_dev_routing_fixes
gg_dev
gg_docs
github-action-optimizations
github-actions-test
hard_logic_bitstream_annotation
hetergeneous_arch
heterogeneous
tag
v1.2.0
v1.1.541
v1.1.525
v1.1.0
v0.3-alpha
v0.2-alpha
v0.1-alpha
Final1.1
OpenFPGA
yosys
passes
techmap
Name
..
.gitignore
Makefile.inc
abc.cc
aigmap.cc
alumacc.cc
attrmap.cc
attrmvcp.cc
deminout.cc
dff2dffe.cc
dff2dffs.cc
dffinit.cc
dfflibmap.cc
dffsr2dff.cc
extract.cc
extract_counter.cc
extract_fa.cc
extract_reduce.cc
filterlib.cc
flowmap.cc
hilomap.cc
insbuf.cc
iopadmap.cc
libparse.cc
libparse.h
lut2mux.cc
maccmap.cc
muxcover.cc
nlutmap.cc
pmuxtree.cc
shregmap.cc
simplemap.cc
simplemap.h
techmap.cc
tribuf.cc
zinit.cc