|
..
|
|
behavioral_verilog_example_script.openfpga
|
|
bitstream_setting_example_script.openfpga
|
|
configuration_chain_example_script.openfpga
|
|
custom_fabric_netlist_example_script.openfpga
|
|
duplicated_grid_pin_example_script.openfpga
|
|
example_script.openfpga
|
|
example_without_ace_script.openfpga
|
|
fast_configuration_example_script.openfpga
|
|
fix_device_example_script.openfpga
|
|
fix_device_global_tile_clock_bitstream_setting_example_script.openfpga
|
|
fix_device_global_tile_clock_example_script.openfpga
|
|
fix_device_route_chan_width_example_script.openfpga
|
|
fix_heterogeneous_device_example_script.openfpga
|
|
flatten_routing_example_script.openfpga
|
|
full_testbench_example_script.openfpga
|
|
full_testbench_without_self_checking_example_script.openfpga
|
|
generate_bitstream_example_script.openfpga
|
|
generate_bitstream_fix_device_example_script.openfpga
|
|
generate_bitstream_global_tile_multiclock_example_script.openfpga
|
|
generate_bitstream_global_tile_multiclock_fix_device_example_script.openfpga
|
|
generate_fabric_example_script.openfpga
|
|
generate_fabric_key_example_script.openfpga
|
|
generate_secure_fabric_example_script.openfpga
|
|
generate_secure_fabric_from_key_example_script.openfpga
|
|
generate_spice_example_script.openfpga
|
|
generate_testbench_example_script.openfpga
|
|
global_tile_clock_example_script.openfpga
|
|
global_tile_clock_full_testbench_example_script.openfpga
|
|
global_tile_multiclock_example_script.openfpga
|
|
implicit_verilog_example_script.openfpga
|
|
iverilog_example_script.openfpga
|
|
iwls_benchmark_example_script.openfpga
|
|
load_external_arch_bitstream_example_script.openfpga
|
|
mcnc_example_script.openfpga
|
|
preconfig_fabric_example_script.openfpga
|
|
preconfigured_testbench_without_self_checking_example_script.openfpga
|
|
quicklogic_flow_example_script.openfpga
|
|
rename_scripts.sh
|
|
report_bitstream_distribution_example_script.openfpga
|
|
sdc_time_unit_example_script.openfpga
|
|
skywater_tapeout_example_script.openfpga
|
|
verilog_default_net_type_example_script.openfpga
|
|
vtr_benchmark_example_script.openfpga
|
|
write_full_testbench_example_script.openfpga
|
|
write_io_mapping_example_script.openfpga
|